

# CY7C1019D

# 1-Mbit (128 K × 8) Static RAM

#### Features

- Pin- and function-compatible with CY7C1019B
- High speed □ t<sub>AA</sub> = 10 ns
- Low active power □ I<sub>CC</sub> = 80 mA @ 10 ns
- Low CMOS standby power □ I<sub>SB2</sub> = 3 mA
- 2.0 V Data retention
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Center power/ground pinout
- Easy memory expansion with CE and OE options
- Functionally equivalent to CY7C1019B
- Available in Pb-free 32-pin 400-Mil wide Molded SOJ and 32-pin TSOP II packages

# Logic Block Diagram


## Functional Description [1]

The CY7C1019D is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected. The eight input and output pins (IO<sub>0</sub> through IO<sub>7</sub>) are placed in a high-impedance state when:

- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- When the write operation is active (CE LOW, and WE LOW).

<u>Write</u> to the device by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. Data on the eight IO pins (IO<sub>0</sub> through IO<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Read from the device by taking Chip Enable  $\overline{(CE)}$  and Output Enable  $\overline{(OE)}$  LOW while forcing Write Enable  $\overline{(WE)}$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.



#### Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

٠

San Jose, CA 95134-1709

• 408-943-2600 Revised May 2, 2011



# Contents

Selection Guide       3         Maximum Ratings       4         Operating Range       4         Electrical Characteristics       4         Capacitance       5         Thermal Resistance       5         Switching Characteristics       7         Data Retention Characteristics       7         Data Retention Waveform       7         Switching Waveforms       7         Read Cycle No. 1 (Address Transition Controlled)       7         Read Cycle No. 2 (OE Controlled)       7         Write Cycle No. 1 (CE Controlled)       8         Write Cycle No. 2 (WE Controlled)       8         OE HIGH During Write)       8	Pin Configuration	3
Operating Range       4         Electrical Characteristics       4         Capacitance       5         Thermal Resistance       5         Switching Characteristics       6         Data Retention Characteristics       7         Data Retention Waveform       7         Switching Waveforms       7         Read Cycle No. 1 (Address Transition Controlled)       7         Read Cycle No. 2 (OE Controlled)       7         Write Cycle No. 1 (CE Controlled)       8         Write Cycle No. 2 (WE Controlled)       8	Selection Guide	3
Operating Range       4         Electrical Characteristics       4         Capacitance       5         Thermal Resistance       5         Switching Characteristics       6         Data Retention Characteristics       7         Data Retention Waveform       7         Switching Waveforms       7         Read Cycle No. 1 (Address Transition Controlled)       7         Read Cycle No. 2 (OE Controlled)       7         Write Cycle No. 1 (CE Controlled)       8         Write Cycle No. 2 (WE Controlled)       8	Maximum Ratings	4
Capacitance 5 Thermal Resistance 5 Switching Characteristics 6 Data Retention Characteristics 7 Data Retention Waveform 7 Switching Waveforms 7 Read Cycle No. 1 (Address Transition Controlled) 7 Read Cycle No. 2 (OE Controlled) 7 Write Cycle No. 1 (CE Controlled) 8 Write Cycle No. 2 (WE Controlled) 8	Operating Range	4
Thermal Resistance       5         Switching Characteristics       6         Data Retention Characteristics       7         Data Retention Waveform       7         Switching Waveforms       7         Read Cycle No. 1 (Address Transition Controlled)       7         Read Cycle No. 2 (OE Controlled)       7         Write Cycle No. 1 (CE Controlled)       8         Write Cycle No. 2 (WE Controlled,       8	Electrical Characteristics	4
Thermal Resistance       5         Switching Characteristics       6         Data Retention Characteristics       7         Data Retention Waveform       7         Switching Waveforms       7         Read Cycle No. 1 (Address Transition Controlled)       7         Read Cycle No. 2 (OE Controlled)       7         Write Cycle No. 1 (CE Controlled)       8         Write Cycle No. 2 (WE Controlled,       8	Capacitance	5
Data Retention Characteristics       7         Data Retention Waveform       7         Switching Waveforms       7         Read Cycle No. 1 (Address Transition Controlled)       7         Read Cycle No. 2 (OE Controlled)       7         Write Cycle No. 1 (CE Controlled)       8         Write Cycle No. 2 (WE Controlled)       8	Thermal Resistance	5
Data Retention Waveform       7         Switching Waveforms       7         Read Cycle No. 1 (Address Transition Controlled)       7         Read Cycle No. 2 (OE Controlled)       7         Write Cycle No. 1 (CE Controlled)       8         Write Cycle No. 2 (WE Controlled,       8	Switching Characteristics	6
Switching Waveforms       7         Read Cycle No. 1 (Address Transition Controlled)       7         Read Cycle No. 2 (OE Controlled)       7         Write Cycle No. 1 (CE Controlled)       8         Write Cycle No. 2 (WE Controlled)       8	Data Retention Characteristics	7
Read Cycle No. 1 (Address Transition Controlled)7 Read Cycle No. 2 (OE Controlled)7 Write Cycle No. 1 (CE Controlled)8 Write Cycle No. 2 (WE Controlled,	Data Retention Waveform	7
Read Cycle No. 2 (OE Controlled)	Switching Waveforms	7
Write Cycle No. 1 (CE Controlled)8 Write Cycle No. 2 (WE Controlled,	Read Cycle No. 1 (Address Transition Controlled)	7
Write Cycle No. 2 (WE Controlled,	Read Cycle No. 2 (OE Controlled)	7
Write Cycle No. 2 (WE Controlled,	Write Cycle No. 1 (CE Controlled)	8
OE HIGH During Write)8		
	OE HIGH During Write)	8

Write Cycle No. 3 (WE Controlled, OE LOW) .	9
Truth Table	9
Ordering Information	10
Ordering Code Definitions	10
Package Diagrams	11
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC Solutions	15



# Pin Configuration

	SOJ/TSOPII				
		То	p Vie	w	
$\begin{array}{c} A_0 \\ A_1 \\ A_2 \\ A_3 \\ \hline C \\ O \\ O \\ O \\ V \\ S \\ O \\ O \\ O \\ S \\ O \\ O \\ O \\ O \\ O$		1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	$\sim$	32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	A16 A15 A14 A13 OE IO 7 IO 6 VSS VCC IO 5 IO 4 A12 A11 A10 A9 A8

# **Selection Guide**

	-10 (Industrial)	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum Standby Current	3	mA



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65 °C to +150 °C
Ambient Temperature with Power Applied
Supply Voltage on V <sub>CC</sub> to Relative GND $^{\rm [2]}0.5$ V to +6.0 V
DC Voltage Applied to Outputs in High Z State $^{[2]}$ 0.5 V to V_{CC} + 0.5 V

DC Input Voltage <sup>[2]</sup>	.–0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>	Speed
Industrial	–40 °C to +85 °C	$5~V\pm0.5~V$	10 ns

# **Electrical Characteristics**

Over the Operating Range

Devenueter	Description	Description Test Conditions		-10 (Ind	ustrial)	Unit
Parameter	Description	lest Conditions	Test Conditions			Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA		2.4	-	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>			-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_I \leq V_{CC}$ , Output Disabled		-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA,	100 MHz	-	80	mA
		$f = f_{max} = 1/t_{RC}$	83 MHz	-	72	mA
			66 MHz	_	58	mA
			40 MHz	_	37	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current—TTL Inputs	$\begin{array}{l} \text{Max } V_{CC}, \ \overline{CE} \geq V_{IH}, \ V_{IN} \geq V_{IH} \ \text{or} \ V_{IN} \leq V_{IL}, \\ f = f_{max} \end{array}$		-	10	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs	$\begin{array}{l} \text{Max V}_{\text{CC}}, \ \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \ \text{or } \text{V}_{\text{IN}} \leq 0.3 \text{ V}. \end{array}$	V, f = 0	_	3	mA




# Capacitance <sup>[3]</sup>


Parameter	Description	Test Conditions	Мах	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 5.0 V	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

#### Thermal Resistance [3]

Parameter	Description	Test Conditions	400-Mil Wide SOJ	TSOP II	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	56.29	62.22	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)		38.14	21.43	°C/W

Figure 1. AC Test Loads and Waveforms <sup>[4]</sup>





Notes

- Tested initially and after any design or process changes that may affect these parameters.
   AC characteristics (except High Z) are tested using the load conditions shown in Figure 1 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 1 (c).



## **Switching Characteristics**

Over the Operating Range<sup>[5]</sup>

Devenueter	Description	-10 (Ind	lustrial)	11	
Parameter	Description	Min	Max	Unit	
Read Cycle					
t <sub>power</sub> <sup>[6]</sup>	V <sub>CC</sub> (typical) to the first access	100	-	μS	
t <sub>RC</sub>	Read Cycle Time	10	-	ns	
t <sub>AA</sub>	Address to Data Valid	-	10	ns	
t <sub>OHA</sub>	Data Hold from Address Change	3	-	ns	
t <sub>ACE</sub>	CE LOW to Data Valid	_	10	ns	
t <sub>DOE</sub>	OE LOW to Data Valid	-	5	ns	
t <sub>LZOE</sub>	OE LOW to Low Z	0	-	ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7, 8]</sup>	_	5	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[8]</sup>	3	-	ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[7, 8]</sup>	-	5	ns	
t <sub>PU</sub> <sup>[9]</sup>	CE LOW to Power-Up	0	-	ns	
t <sub>PD</sub> <sup>[9]</sup>	CE HIGH to Power-Down	-	10	ns	
Write Cycle [10,	11]	L.			
t <sub>WC</sub>	Write Cycle Time	10	-	ns	
t <sub>SCE</sub>	CE LOW to Write End	7	-	ns	
t <sub>AW</sub>	Address Set-Up to Write End	7	-	ns	
t <sub>HA</sub>	Address Hold from Write End	0	-	ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0	-	ns	
t <sub>PWE</sub>	WE Pulse Width	7	-	ns	
t <sub>SD</sub>	Data Set-Up to Write End	6	-	ns	
t <sub>HD</sub>	Data Hold from Write End	0	-	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[8]</sup>	3	-	ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[7, 8]</sup>	-	5	ns	

Notes

Notes
5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified l<sub>Q1</sub>/l<sub>OH</sub> and 30-pF load capacitance.
6. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
7. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in (c) of Figure 1 on page 5. Transition is measured when the outputs enter a high impedance state.
8. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given device.
9. This parameter is guaranteed by design and is not tested.
10. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
11. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




# **Data Retention Characteristics**

#### Over the Operating Range


Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0	-	V
I <sub>CCDR</sub>	Data Retention Current		_	3	mA
t <sub>CDR</sub> <sup>[12]</sup>	Chip Deselect to Data Retention Time		0	-	ns
t <sub>R</sub> <sup>[13]</sup>	Operation Recovery Time		t <sub>RC</sub>	-	ns

### **Data Retention Waveform**




# **Switching Waveforms**

# Read Cycle No. 1 (Address Transition Controlled) <sup>[14, 15]</sup>



### Read Cycle No. 2 (OE Controlled) <sup>[15, 16]</sup>



#### Notes

12. Tested initially and after any design or process changes that may affect these parameters. 13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 50 \ \mu s$  or stable at  $V_{CC(min)} \ge 50 \ \mu s$ . 14. <u>Dev</u>ice is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .


15. WE is HIGH for Read cycle.

16. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.




# Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled) <sup>[17, 18]</sup>



Write Cycle No. 2 (WE Controlled, OE HIGH During Write) <sup>[17, 18]</sup>




Notes

- 17. Data IO is high impedance if  $\overline{OE} = V_{IH}$ . 18. If  $\overline{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. 19. During this period the IOs are in the output state and input signals should not be applied.



## Switching Waveforms (continued)





# **Truth Table**

CE	OE	WE	10 <sub>0</sub> –10 <sub>7</sub>	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

Notes


- 20. The minimum write cycle time for <u>Write</u> Cycle no. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>. 21. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state. 22. During this period the IOs are in the output state and input signals should not be applied.



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1019D-10VXI	51-85033	32-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1019D-10ZSXI	51-85095	32-pin TSOP Type II (Pb-free)	

#### **Ordering Code Definitions**




Please contact your local Cypress sales representative for availability of these parts.



## **Package Diagrams**






51-85033 \*D



## Package Diagrams (continued)

Figure 3. 32-pin TSOP Type II (51-85095)



51-85095 \*B





# Acronyms

Acronym	Description
CE	Chip Enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
ŌĒ	Output Enable
SOJ	small outline J-lead
SRAM	static random access memory
TSOP	thin small outline package
TTL	transistor-transistor logic
WE	Write Enable

# **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
μA	micro Amperes
μs	micro seconds
MHz	Mega Hertz
mA	milli Amperes
ms	milli seconds
mm	milli meter
ns	nano seconds
Ω	ohms
pF	pico Farad
V	Volts
W	Watts
%	percent



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233715	See ECN	RKF	DC parameters are modified as per EROS (Spec # 01-2165) Pb-free offering in the Ordering Information
*В	262950	See ECN	RKF	Added T <sub>power</sub> Spec in Switching Characteristics table Added Data Retention Characteristics table and waveforms Shaded Ordering Information
*C	307598	See ECN	RKF	Reduced Speed bins to -10 and -12 ns
*D	520647	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added $I_{CC}$ values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from $V_{CC}$ +2V to $V_{CC}$ +1V in footnote #2
*E	802877	See ECN	VKN	Changed $\rm I_{CC}$ spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz
*F	3110052	12/14/2010	AJU	Added Ordering Code Definitions. Updated Package Diagrams.
*G	3245896	05/02/2011	PRAS	Updated Package Diagrams. Added Acronyms and Units of Measure. Updated in new template.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05464 Rev. \*G

Revised May 2, 2011

Page 15 of 15

All products and company names mentioned in this document may be the trademarks of their respective holders.